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Abstract—We relate the experience of a defining a formal
domain specific language (DSL) for the construction and reason-
ing about OS-level management logic of multi-core systems. The
approach is based on a novel, iterative development principle
where results of prototyping studies feed back into the next
language revision. We illustrate the DSL with several examples
of executable scripts.
I. INTRODUCTION
With the end of processor frequency growth, scaling into
the direction of multi- and many-core systems has become
the primary way to translate the advances in manufacturing
technology into increased computer performance. This change
has already started to affect operating systems and application
software design. Clearly, we have to plan now for the many-
core systems of tomorrow.
In this paper we propose a method and toolkit that has
grown around an effort to build a database of knowledge
related to multi-core systems. The exercise started with a
simple compilation of fact using a natural language. The result
turned out to be inadequate due to many ambiguities, hidden
assumptions and subtle inter-relations between concepts. A
decision was made to transfer into a formal specification
language. We have chosen Event-B modelling language [1]
mainly for our previous experience with it. The formal speci-
fication of the knowledge database resolved the known ambi-
guities and exposed many omissions and inconsistencies. The
effort took several months and resulted in a substantial model
with hundreds of properties. It was expected that the model
is consulted when designing or writing OS-level software for
multi-core system. It turned out that a formal model of this
scale is a difficult read and not a practical blueprint to relate
with actual software. Moreover, there was a lack of confidence
in the model completeness and liveness properties - conditions
that are impractical to address with static theorem proving and
turned out impossible to delegate to a model checker due to
model complexity and scale.
To address these weaknesses while staying in the formal
domain, it was decided to build a control flow extension to
Event-B that would ”drive” (to take the term from a conceptual
inspiration - the CSP‖B technique [2]) the original Event-B
model. The pursuit of this goal led to the development of a
novel approach to the construction of formal imperative-style
domain-specific languages where the heart of the language
(its domain-specific part such as commands, variables and
constants) is designed in a separate formal notation (Event-B)
while the ”glue” part (control flow constructs like if and while)
are generic and reused by all DSL instances. The method and
the accompanying tools are referred to as DSL-Kit.
The most profound implication is the facilitation of iterative
design: design prototypes realised in a DSL would often
highlight deficiencies in the DSL itself (lack of progress,
missing concepts); this may be addressed by going back to
Event-B specification of the domain, doing necessary changes,
proving them correct and automatically, with the help of
a translation tool, transferring the result into DSL-Kit to
construct a new instance of domain DSL. DSL-Kit itself offers
fairly reach reasoning facilities. On top of this, it can execute
(with many limitations) DSL specifications and a custom state
visualisation may be plugged in to facilitate debugging and
design comprehension.
The first part of the paper (Section III) is a narrative
build around an Event-B model that attempts to capture the
essence of multi-core systems from the mostly software and
OS perspective. The model does not include any notions
of control logic. It rather gives a concrete definition of the
subjects of the prospective control system and attempts to
explain their inter-relationships; it also describes the general
life cycle of a multi-core system.
The second part (Section IV) describes the transition in the
DSL-Kit environment and relates the initial experience with the
design of an adaptive run-time controller. We show how the
domain model may be turned into a formal virtual machine
over which control logic executes. The reasoning style also
changes from refinement proofs and inductive verification of
safety invariant of Event-B to the verification of imperative
programs in the style of Floyd-Hoare logic [3].
II. EVENT-B
A. Event-B
The basis of our discussion is a formalism called
Event-B [1]. It belongs to a family of state-based modelling
languages that represent a design as a combination of state (a
vector of variables) and state transformations (computations
updating variables).
An Event-B development starts with the creation of a very
abstract specification. A cornerstone of the Event-B method
is the stepwise development that facilitates a gradual design
of a system implementation through a number of correctness-
preserving refinement steps. The general form of an Event-
B model (or machine) is shown in Figure 1. Such a model
encapsulates a local state (program variables) and provides
operations on the state. The actions (called events) are char-
acterised by a list of local variables (parameters) vl, a state
predicate g called event guard, and a next-state relation S
called substitution or event action.
Event guard g defines the condition when an event is
enabled. Relation S is given as a generalised substitution
statement [4] and is either deterministic (x := 2) or non-
deterministic update of model variables. The latter kind comes
in two notations: selection of a value from a set, written as
MACHINE M
SEES Context
VARIABLES v
INVARIANT I(c, s, v)
INITIALISATION R(c, s, v′)
EVENTS
E1 , any vl where g(c, s, vl, v) then S(c, s, vl, v, v′) end
. . .
END
Fig. 1. Event-B machine structure.
x :∈ {2, 3}; and a relational constraint on the next state v′,
e.g., x :| x′ ∈ {2, 3}.
III. DOMAIN MODEL
A. Event-B domain model specification
a) Cores: A system contains a number of cores; at any
moment a core may be operating or switched off. The set of
all cores in a system is defined by a finite and non-empty set
CORES. Current core status (on or off) is given by function
variable status:
status ∈ CORES→ STATUS
where STATUS = {ON,OFF}. At this level, we may observe
a core being switched on or off, as captured by the following
two events:
on,any c where status(c) = OFF then status(c) := ON end
off,any c where status(c) = ON then status(c) := OFF end
b) Frequency and voltage: Two essential characteristics
of a running core are the voltage of its power supply and
the clock frequency. These are the principal attributes used to
control core performance, power and reliability. The following
partial functions define frequency and voltage of a core; these
are undefined for cores switched off.
freq ∈ CORES 7→ N vdd ∈ CORES 7→ N
dom(freq) = status−1[{ON}] dom(vdd) = status−1[{ON}]
freq := ∅ vdd := ∅
Since all the cores are initially off, voltage and frequency
functions are initially empty. Voltage and frequency attributes
are changed dynamically by event core dvfs :
core dvfs ,
any c, f , v where
status (c) = ON ∧ . . .
then
freq (c) := f ‖vdd (c) := v‖ . . .
end
The dots stand for omitted clauses; in a refined version, the
event checks whether frequency/voltage pairs are correct for
a given core, and also whether power budget and temperature
constraints are satisfied for the new settings. Switching a core
on also necessitates setting some initial voltage and frequency
values..
B. Heat generation
Heat exchange happens between a core and the environ-
ment and a core and its neighbouring cores. The environment is
assumed to possess infinite heat capacity so that its temperature
is not affected by heat exchange.
For some core c, the amount of heat generated per unit of
time is determined by core frequency f and core voltage V ,
according to the following law:
∂Hc
∂t
= CcfcV 2c
where Cc is a core-specific constant. Heat rate ∂H∂t and heat
exchange laws define core temperature delta over a time
period. For any given core, given its heat capacitance, we
can determine the time duration necessary to increase core
temperature by one Kelvin. Alternatively, considering some
fixed time period, we can determine temperature change caused
by the heat rate during the period.
The following event controls core temperature change. At
this step, it is un-timed and time will be added in a later
refinement step.
core temp ,
any c where
status(c) = ON
then
temp(c) := max({temp(c)+
HRATE(c 7→ vdd(c) 7→ freq(c))+∑
n∈NHB(c)
NRATE(n 7→ c 7→ vdd(c) 7→ freq(c))−
ERATE(c), 0})
end
In the above HRATE(. . . ), NRATE(. . . ) and ERATE(. . . ) are
the heat rates times time delta for the heat gained through
resistive heating, heat exchange with neighbour cores and heat
loss to the environment. When a core overheats, the system
immediately (we shall clarify the meaning of immediacy with
the introduction of time) switches off the core.
core shutdown ,
any c, t where
status(c) = ON
temp(c) > CORE TEMP CRIT(c) ∧ . . .
then
status(c) := OFF‖ . . .
end
We shall later see that shutting down a core cancels all the
jobs and stops all the running threads. All the computation
progress is irrecoverably lost.
c) Threads: A thread is a basic concurrency and pro-
gram structuring unit in a our model. By a thread we un-
derstand a potentially infinite sequence of commands that are
continuously or intermittently executed by a core, perhaps
switching between cores during its lifetime. At any given
time, there is some number (potentially zero) of threads in
the system:
threads ⊆ THREADS
where THREADS is the universe of threads. A thread may
be assigned to a core and then it is said to be running or
scheduled. The thread/core association is functional and partial
in the domain:
affinity ∈ threads 7→ CORES
It is only possible to schedule a thread on a running core:
ran(affinity) ⊆ status[{ON}]
Note that affinity is functional in one direction only (i.e., it
is not injective); indeed, it is possible to map several threads
onto the same core, for instance,
t, h ∈ threads ∧ t 6= h ∧ affinity(t) = affinity(h)
describes a situation where distinct threads t, h are running on
a same core. In our model we choose to fix the lowest time
resolution at the scale of ∼ 1 millisecond; thus for a sequence
of events with overall time smaller than this limit, we see all
the events happening at the same time or concurrently. This is
a standard abstraction technique and it allows one to conduct
a formal refinement to a higher time resolution.
A new thread may be added to the system and, at some
point, it may be destroyed:
th start,any t where t /∈ threads then threads := threads ∪ {t} end
th stop,any t where t ∈ threads then threads := threads \ {t} end
An existing thread may be scheduled to run on some
operating system core c. An already running thread may be
unscheduled and be left in a dormant state to be scheduled
again:
thread schedule ,
any t , c where
t ∈ threads \ dom(affinity)
status(c) = ON
then
affinity(t) := c
end
thread unschedule ,
any t , c where
t ∈ dom(affinity)
affinity(t) = c
then
affinity := {t}⊳− affinity
end
d) Application: Several threads are grouped into an
application. The primary role of an application is to define
workload type shared by a number of threads. Applications
may be created and destroyed during the system lifetime. The
set of current applications is defined by set
apps ⊆ APPS.
Each thread belongs to an application and each application
owns at least one thread. This is captured by the following
(surjective and total) relation
app threads ∈ apps ↔ threads .
For each thread there is just one owning application:
app threads−1 ∈ threads → apps.
When an application is created, it appears together with
one thread of its own (this even refines event thread start):
app start ,
any a, t where
a /∈ apps ∧ t /∈ threads
then
apps := apps ∪ {a}
threads := threads ∪ {t}
app threads := app threads ∪ {a 7→ t}
end
Destroying an application cancels all the running applica-
tion threads and removes them from the system:
app stop ,
any t, a where
t ∈ threads ∧ a 7→ t ∈ app threads ∧ app threads [{a}] = {t}
then
threads := threads \ {t}‖ affinity := {t}⊳− affinity
apps := apps \ {a}‖app threads := app threads \ {a 7→ t}
end
e) Workload: The purpose of an application is to pro-
vide a computation service. This it accomplishes by assigning
incoming workload to application threads. The unit of a
workload is a job. Every job is specific to an application so
that only threads of a certain application may process a given
job.
The pending and executing jobs of a systems are defined
by variable jobs :
jobs ∈ JOBS 7→ apps
where JOBS is the universe of all jobs. To run a job, it must
be allocated to a thread. At any given time a thread executes
at most one job. The following partial injection captures this
relationship:
job alloc ∈ dom(job alloc) 7֌ threads
A job allocation must agree with the ownership of a thread
to which the job is assigned:
jobs−1; job alloc ⊆ app threads
Here jobs−1 is the converse of function jobs and f ;h
denotes forward functional composition.
To reason about computational complexity of a job, we
define the number of steps comprising a given job. A step is a
normalised complexity measure independent of core properties
and shared by all the jobs:
job steps ∈ dom(jobs)→ N
A step execution time varies from core to core and with
core frequency. A new job may appear at any moment; it must
be assigned to an existing application.
job create ,
any j , a,w where
j /∈ dom(jobs) ∧ a ∈ apps ∧ w > 0
then
jobs := jobs ∪ {j 7→ a}‖job steps(j ) := w
end
In the above, w defines the job complexity in the terms of
steps. An existing but yet unassigned job may be allocated to
a thread of the job application. The thread in question must
be mapped to a core but not already executing any other job:
job allocate ,
any j , t , where
j ∈ dom(jobs) \ dom(job alloc)
t ∈ (app threads [{jobs(j )}] \ ran(job alloc)) ∩ dom(affinity)
then
job alloc := job alloc ∪ {j 7→ t}
end
When a job is assigned to a scheduled thread, the job “runs”
going through a predefined number of timed steps. At some
point, a job finishes and vanishes from the system.
f) Timing: A number of already defined phenomena
require some form of timing. There is no native support
for clocks and timers in Event-B but there are a number of
established approaches to time modelling. The one we use is
closely related to timed automata with integer clocks. To keep
track of time progress and time various activities of a system
we introduce a number discrete timers. A timer functions like
a stopwatch - it counts down to zero from the initial integer
value. All the system timers count in synchrony (that is, driven
by one global clock) and there is no limit on the number of
timers in the system. Once any timer reaches zero, time freezes
to allow for a sub-system interested in this timer to react to a
deadline; to enable further progress, the sub-system must also
reset the timer or delete it. The set of all clocks is defined by
function τ :
τ ∈ TA→ TIME, TIME = N ∪ {DISABLED}
τ(x) gives the current value of clock x which is > 0 before
deadline, 0 on the deadline and DISABLED if the clock is not
used. To avoid complicated progress arguments, we assume
there is a plentiful supply of clocks. At this level of abstraction
it suffices to require that set TA is infinite.
All the clocks are synchronously updated by a event time:
time ,
any p1 , p2 where
0 /∈ ran(τ)
p1 = τ−1[{DISABLED, 0}]
p2 = dom(τ ) \ p1
∀c · c ∈ status [{ON}]⇒ temp(c) ≤ CORE TEMP CRIT(c)
then
τ := (p1 ⊳ τ) ∪ {x·x ∈ p2 |x 7→ τ(x)− 1}
end
Notice the disabling condition 0 ∈ ran(τ ) which stops the
timer until the deadline of a clock is processed. The last guard
prevents clock progress when there is an overheated core: it
makes reaction to core overheating immediate.
g) Job deadlines: One application of timing is the
definition of the job deadlines and, to make the concept
meaningful, the notion of job execution time. The latter is
linked to the notion of jobs steps defined above.
A user deadline is set at the point of job allocation as
opposed to the point of job creation. We do not yet model
job queues (it is rather a set in this model) so there is no
fairness property for job allocation. An extended version of
the job allocate event sets a user deadline for a job.
job allocate ,
any j , t, ta, ta user ,udln where
. . .
τ(ta) = DISABLED ∧ τ(ta user) = DISABLED
ta 6= ta user ∧ uldn ∈ N1
then
. . .
job step time(j ) := ta‖user deadline(j ) := ta user
τ := τ ⊳− {
ta 7→ F STEP TIME(affinity(t) 7→ freq(affinity(t))),
ta user 7→ udln}
end
The user deadline clock is stored in user deadline(j ); an-
other clock times the execution of job steps and is stored
in job step time(j ). The assignment to τ initialises these
two clocks. Note that the step running time is defined by the
kind and the frequency of a core on which a thread executing
the job is scheduled. User deadline clock user deadline(j )
runs down without pauses from the point of job allocation
irrespectively of whether a thread processing the job is running
or not.
Job steps are timed according to the respective core per-
formance and are affected by a change of a core frequency.
Should a job fail to meet user deadline, it is cancelled even
before all the job steps are done. Finally, if a job completes
before a user deadline expiries, it is accepted as a successful
job execution (event job finish).
h) Scheduling: As defined above, a core runs several
threads at the same time. In our model, we do not go into the
minute details of scheduling within a group of threads assigned
to a core but rather assume that core indeed runs all the
mapped threads in parallel (that is, the time band in which the
core model is given does not allow us to distinguish between
instances of individual thread executions and the whole picture
is blurred to give an illusion of a multi-threaded core). There
are limits to a number and kind of threads that may be run
on single core before the execution times of individual threads
are affected. Intuitively, if a thread is computationally intensive
and never has to wait for data, it cannot share a core with
another thread without sacrificing performance. In practice,
many applications require data retrieval or do blocking system
calls which make a thread idle and hence free a core to
run another thread. The purpose of the scheduling refinement
step is to bundle threads from various applications into thread
groups that may be assigned to the same core without hindering
thread performance.
Variable thread load characterises a thread in terms of
lower bound of operations per second (or a comparable nor-
malised measure) necessary to run the thread at full speed.
thread load ∈ threads 7→ LOAD
Thread load must be defined for all the running threads,
dom(affinity) ⊆ dom(thread load). The crucial property is
that the overall load of threads assigned to a core does not
exceed the core computational capability at the current core
frequency:
∀c · c ∈ status−1[{ON}]⇒
sum(affinity−1[{c}]⊳ thread load) ≤ CORE LOAD MAX(c 7→ freq(c))
Thread load affects the way threads are mapped to cores:
thread schedule ,
any t , c where
. . .
sum(affinity−1[{c}]⊳ thread load)+
thread load (t) ≤ CORE LOAD MAX(c 7→ freq(c))
then
affinity(t) := c
end
For a short while, the power budget may be lower than
the power already drawn. To emphasize the immediacy of a
reaction, the system timer is stopped until the power budget
constraint is resolved either by shutting cores or adjusting their
frequency and voltage.
time,any . . . where · · · ∧ sum(c pwr) ≤ pwr b then . . . end
IV. DSL-KIT
Ability to do design prototyping with the developed formal
domain model was perceived to be one of the more interesting
directions. To this end, we have developed an extension to
the Event-B Rodin [6] modelling framework that adds a
capability of rapidly defining a custom DSL on the basis
of an Event-B specification. The extension, called DSL-Kit,
works by combining a general-purpose imperative specification
language with a custom set of ’commands’ defined by an
Event-B specification. The imperative layer provides control
flow construct that allow one to write scenarios or imperative
programs in the terms of Event-B events. From the viewpoint
of Event-B, the imperative layer is an extra refinement step
strengthening event guards and declaring new hidden state.
The core of DSL-Kit is a formal specification language
based on the following principal structuring units:
• system - the top-level unit defined as a parallel com-
position of several actors;
• module - a self-contained unit providing definitions of
actors and actions;
• actor - a unit of concurrency; its body is sequential
code guarded by rely/guarantee conditions;
• action - a function-like entity;
actor dvfs(c : CORES)
rely . . .
{
if (status(c)! = OFF){
core threads : set(THREADS) = affinity−1[{c}];
ml : int = CORE LOAD MAX(c, freq(c));
if (core threads! = {}){
total load : int = sum(thread load[core threads]);
if (ml < total load + STEP)
if (enabled core dvfs running(. . . ))
core dvfs running(c, vdd(c) + CH , freq(c) + CH );
else if (ml > total load + STEP and ml > MIN LOAD)
if (enabled core dvfs running(. . . )
core dvfs running(c, vdd(c) − CH , freq(c) − CH );
} else
#nothing is running, run down frequency gradually
if (enabled core dvfs(. . . ) − 1) and ml > MIN LOAD)
core dvfs(c, vdd(c) − 1, freq(c) − 1);
}
}
guar . . .
Fig. 2. Cores-DSL script for a simple on-demand frequency/voltage governor.
• control flow statements - sequential composition, if,
while, for and auxiliary variable declarations;
• expressions and predicates, expressed in the Event-B
mathematical language; this makes possible to relate
DSL-Kit to Event-B without logic mapping.
Not all scenarios defined on top of the Event-B domain
model correspond to behaviour permitted by the domain
model. For instance, the following defines a scenario made
of a sequence of two events:
on(c, v, f); off (c);
The first event switches a core on and the second switched
off the same core (assuming all identifiers are locally bound).
If, instead, we write
on(c, v, f); on(c, v, f);
it appears that the second event cannot be enabled and the
scenario must halt prematurely. In fact, even in the first
example, we could not know that on(c, v, f) starts in state
where the guard of even on instantiated with arguments c, v, f
is enabled. To collect all such conditions automatically, we
need to know the kind of states in which an event (or, for
generality, any imperative statement) is enabled and also the
kind of states it produces upon termination.
The module containing the Cores domain model is made
available for new actor and system definitions. Module vari-
ables (translation of Event-B variables) are accessible read-
only. Their state may only be modified via module actions.
Event-B invariants thus become module axioms (Event-B has
already established that events preserve invariants). This makes
high-level design protected from small changes in the domain
model specification, re-generated mechanically from an Event-
B model,
DSL-Kit uses a variant of Floyd-Hoare logic to compute
the strongest post-condition given some current state and a
statement. On the basis of strongest post-conditions, the ver-
ification conditions generation procedure constructs a number
of theorems. Among them are conditions establishing that
every scenario runs until completion. To facilitate reasoning
about design prototypes, DSL-Kit offers invariant, auxiliary
variables, iteration and recursion variants, and rely/guarantee
conditions for reasoning about concurrency and shared state.
Fig. 3. Time graph of core frequencies (dark red/blue, lower) and temper-
atures (light red/blue, higher); the graph shows the performance of an on-
demand DVFS governor (see script in Fig. 2) in a scenario where two jobs
are scheduled simultaneously for both cores and cancelled after running for 33
seconds. The thread mapper script ramps up initial frequencies and voltages
and these are gradually lowered by the DVFS script. Idling produces rapid
cooling starting at 33 second mark.
The script in Fig. 2 shows a simple yet functional on-
demand frequency governor. The performance of the script is
shown in Fig. 3. The plotted graph is discrete and it depicts
time series of domain model variables freq and core temp.
There is an important relation between DSL specifications
and the original Event-B domain model: for every DSL spec-
ification there exists an Event-B model refining the Event-B
specification of the domain model. A formal proof consists in
exhibiting a translation procedure converting a DSL specifica-
tion to Event-B model. Such a translation is trivial in principle
but there does not seem to be a practical reason to implement
it.
V. CONCLUSIONS
We have presented a formal DSL for multi-core systems. It
is a completely proven Event-B specification with 9 refinement
steps and over 600 hundred proof obligations. Much of the
final detalisation and ’debugging’ (that is, fixing omissions
and progress problems for safety and correctness are proven
statically) was accomplished by building design prototypes in
the developed DSL. We have done 15 revision cycles over the
course of five months since the initial Event-B domain model
was developed.
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